![Periodic, Quasi-periodic and Chaotic Dynamics in Simple Gene Elements with Time Delays | Scientific Reports Periodic, Quasi-periodic and Chaotic Dynamics in Simple Gene Elements with Time Delays | Scientific Reports](https://media.springernature.com/lw685/springer-static/image/art%3A10.1038%2Fsrep21037/MediaObjects/41598_2016_Article_BFsrep21037_Fig1_HTML.jpg)
Periodic, Quasi-periodic and Chaotic Dynamics in Simple Gene Elements with Time Delays | Scientific Reports
![PDF] Evaluation, optimization, and Enhancement of Chaos Based Reconfigurable Logic Design | Semantic Scholar PDF] Evaluation, optimization, and Enhancement of Chaos Based Reconfigurable Logic Design | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/5e54abf1a335a2ca03bd8966b25765b96d3834ef/3-Figure1-1.png)
PDF] Evaluation, optimization, and Enhancement of Chaos Based Reconfigurable Logic Design | Semantic Scholar
![Dynamic analysis and chaos control of the switched‐inductor boost converter with the memristive load - Zhang - - International Journal of Circuit Theory and Applications - Wiley Online Library Dynamic analysis and chaos control of the switched‐inductor boost converter with the memristive load - Zhang - - International Journal of Circuit Theory and Applications - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/d0980b88-b873-4b4f-9e80-95b1ccd12a5a/cta3022-toc-0001-m.jpg)
Dynamic analysis and chaos control of the switched‐inductor boost converter with the memristive load - Zhang - - International Journal of Circuit Theory and Applications - Wiley Online Library
![PDF] Design and implementation of dynamic logic gates and R-S flip-flop using quasiperiodically driven Murali-Lakshmanan-Chua circuit. | Semantic Scholar PDF] Design and implementation of dynamic logic gates and R-S flip-flop using quasiperiodically driven Murali-Lakshmanan-Chua circuit. | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/b57e0a8701207923b6c61215986549f3cd668344/4-Figure3-1.png)
PDF] Design and implementation of dynamic logic gates and R-S flip-flop using quasiperiodically driven Murali-Lakshmanan-Chua circuit. | Semantic Scholar
![Variation resilient low-power memristor-based synchronous flip-flops: design and analysis | SpringerLink Variation resilient low-power memristor-based synchronous flip-flops: design and analysis | SpringerLink](https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs00542-018-4044-6/MediaObjects/542_2018_4044_Fig6_HTML.png)
Variation resilient low-power memristor-based synchronous flip-flops: design and analysis | SpringerLink
Optical chaotic flip-flop operations with multiple triggering under clock synchronization in the VCSEL with polarization-preserved optical injection
![Qualitative models and experimental investigation of chaotic NOR gates and set/reset flip-flops | Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences Qualitative models and experimental investigation of chaotic NOR gates and set/reset flip-flops | Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences](https://royalsocietypublishing.org/cms/asset/9dc3ba7f-fc2a-4201-acff-0b47bbb8506d/rspa20170111f02.jpg)
Qualitative models and experimental investigation of chaotic NOR gates and set/reset flip-flops | Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences
![Qualitative models and experimental investigation of chaotic NOR gates and set/reset flip-flops | Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences Qualitative models and experimental investigation of chaotic NOR gates and set/reset flip-flops | Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences](https://royalsocietypublishing.org/cms/asset/616b5757-9cf8-48d4-a0d7-56407ca5959f/rspa20170111f07.jpg)